## Lecture 5

## 8086 programming-Integer instructions and computations

- Subtraction subgroup of instruction set is similar to the addition subgroup.
- For subtraction the carry flag CF acts as borrow flag
- If borrow occur after subtraction then CF=1.
- If NO borrow occur after subtraction then $\mathbf{C F}=\mathbf{0}$.
- Subtraction subgroup content instruction shown in table below.

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :---: | :---: | :---: | :---: | :---: |
| SUB | Subtract | SUB D, ${ }^{\text {S }}$ | $\begin{aligned} & (\mathrm{D})-(\mathrm{S}) \rightarrow(\mathrm{D}) \\ & \text { Borrow } \rightarrow(\mathrm{CF}) \end{aligned}$ | OF, SF, ZF, AF, PF, CF |
| SBB | Subtract with borrow | SBB D, ${ }^{\text {S }}$ | (D)-(S)-(CF) $\rightarrow$ (D | OF, SF, ZF, AF, PF, CF |
| DEC | Decrement by 1 | DEC D | (D) $-1 \rightarrow$ (D) | OF, SF, ZF, AF, PF |
| NEG | Negate | NEG D | $\begin{aligned} & 0-(\mathrm{D}) \rightarrow(\mathrm{D}) \\ & 1 \rightarrow(\mathrm{CF}) \end{aligned}$ | OF, SF, ZF, AF, PF, CF |
| DAS | Decimal adjust for subtraction | DAS |  | SF, ZF, AF, PF, CF OF undefined |
| AAS | AASCII adjust for subtraction | AAS |  | AF, CF, OF, SF, ZF, PF undefined |

(a)

(a) Subtraction arithmetic operations
(b) Allowed operands for SUB and SBB instructions
(c) Allowed operands for DEC instruction
(d) Allowed operands for NEG instruction

- SBB is primarily used for multiword subtract operations.
- Another instruction called NEG is available in the subtraction subgroup
- The NEG instruction evaluate the 2'complement of an operand

Example 12: What is the result of executing the following instruction sequence?
NEG BX

## Solution :



## Multiplication and Division instructions:

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :---: | :---: | :---: | :---: | :---: |
| MUL | Multiply (unsigned) | MUL S | $\begin{aligned} & (\mathrm{AL}) \cdot(\mathrm{SB}) \rightarrow(\mathrm{AX}) \\ & (\mathrm{AX}) \cdot(\mathrm{S} 16) \rightarrow(\mathrm{DX}) \cdot(\mathrm{AX}) \end{aligned}$ | OF, CF, SF, ZF, AF, PF, undefined |
| DIV | Division (unsigned) | DIV S | (1) $\begin{aligned} & \mathrm{Q}((\mathrm{AX}) /(\mathrm{SB})) \rightarrow(\mathrm{AL}) \\ & \mathrm{R}((\mathrm{AX}) /(\mathrm{SB})) \rightarrow(\mathrm{AH}) \end{aligned}$ <br> (2) $\begin{aligned} & \mathrm{Q}((\mathrm{DX}, \mathrm{AX}) /(\mathrm{S} 16)) \rightarrow(\mathrm{AX}) \\ & \mathrm{R}((\mathrm{DX}, \mathrm{AX}) /(\mathrm{S} 16)) \rightarrow(\mathrm{DX}) \end{aligned}$ <br> If Q is $\mathrm{FF}_{18}$ in case (1) or $\mathrm{FFFF}_{16}$ in case (2), then type 0 interrupt occurs. | OF, SF, ZF, PF, CF undefined |
| IMUL | Integer multiply (signed) | IMUL S | $\begin{aligned} & (\mathrm{AL}) \cdot(\mathrm{SB}) \rightarrow(\mathrm{AX}) \\ & (\mathrm{AX}) \cdot(\mathrm{S} 16) \rightarrow(\mathrm{DX}),(\mathrm{AX}) \end{aligned}$ | OF, CF, SF, ZF, AF, PF undefined |
| IDIV | Integer divide (signed) | IDIV S | (1) $\begin{aligned} & \mathrm{Q}((\mathrm{AX}) /(\mathrm{SB})) \rightarrow(\mathrm{AX}) \\ & \mathrm{R}((\mathrm{AX}) /(\mathrm{SB})) \rightarrow(\mathrm{AH}) \end{aligned}$ <br> (2) $\begin{aligned} & \mathrm{Q}((\mathrm{DX}, \mathrm{AX}) /(\mathrm{S} 16)) \rightarrow(\mathrm{AX}) \\ & \mathrm{R}((\mathrm{DX}, \mathrm{AX})(\mathrm{S} 16)) \rightarrow(\mathrm{DX}) \end{aligned}$ <br> If $Q$ is positive and exceeds $7 \mathrm{FFF}_{16}$, or if Q is negative and becomes less than $8001_{16}$, then type 0 interrupt occurs | OF, SF, ZF, AF, PF, CF undefined |
| AAM | Adjust AL for multiplication | AAM | $\begin{aligned} & \mathrm{Q}((\mathrm{AL}) / 10)) \rightarrow \mathrm{AH} \\ & \mathrm{R}((\mathrm{AL}) / 10)) \rightarrow \mathrm{AL} \end{aligned}$ | SF, ZF, PF, <br> OF, AF, CF undefined |
| AAD | Adjust AX for division | AAD | $\begin{aligned} & (\mathrm{AH}) \cdot 10+\mathrm{AL} \rightarrow \mathrm{AL} \\ & 00 \rightarrow \mathrm{AH} \end{aligned}$ | SF, ZF, PF, <br> OF, AF, CF undefined |
| CBW | Convert byte to word | CWD | $(\mathrm{MSB}$ of AL$) \rightarrow$ (All bits of AH$)$ | None |
| CWD | Convert word to double word | CWD | $(\mathrm{MSB}$ of AX$) \rightarrow$ (All bits of DX) | None |

(a)

(b)
(a) Multiplication and division instructions (b) Allowed operands.

- mUL instruction used to multiply unsigned number in $\mathbf{A L}$ with an 8 bit operand (in register or memory) and store the result in $\mathbf{A X}$
- MUL instruction used to multiply unsigned number in $\mathbf{A X}$ with an 16 bit operand ( in register or memory) and store the result in DX and AX
- Note that the multiplication of two 8-bit number is 16 -bit number
- Note that the multiplication of two 16-bit number is 32-bit number
- IMUL is similar to mul but is used for signed numbers
- Note that the destination operand for instructions mUL and IMUL is AL or AX

Example 13: What is the result of executing the following instruction? MUL CL
What is the result of executing the following instruction? IMUL CL
Assume that AL contains FFH (the 2'complement of the number 1), CL contain FEH (the 2'complement of the number 2).

## Solution :



Ex1:Assume that each instruction starts from these values:

$$
\mathrm{AL}=85 \mathrm{H}, \mathrm{BL}=35 \mathrm{H}, \mathrm{AH}=0 \mathrm{H}
$$

1. MUL BL $=\mathrm{AL} \cdot \mathrm{BL}=85 \mathrm{H} * 35 \mathrm{H}=1 \mathrm{~B} 89 \mathrm{H} \rightarrow \mathrm{AX}=1 \mathrm{~B} 89 \mathrm{H}$
2. $\mathrm{IMUL} \mathrm{BL}=\mathrm{AL} \cdot \mathrm{BL}=2^{\prime} \mathrm{SAL} * \mathrm{BL}=2^{\prime} \mathrm{S}(85 \mathrm{H}) * 35 \mathrm{H}$

$$
=7 \mathrm{BH} * 35 \mathrm{H}=1977 \mathrm{H} \rightarrow 2 \text { 's comp } \rightarrow \mathrm{E} 689 \mathrm{H} \rightarrow \mathrm{AX} .
$$

3. DIV BL

$$
=\frac{\mathrm{AX}}{\mathrm{BL}}=\frac{0083 \mathrm{H}}{35 \mathrm{H}}=
$$

| AH (remainder) | AL (quotient) |
| :--- | :--- |
| 1 B | 02 |

4. IDIV BL $=\frac{\mathrm{AX}}{2 \mathrm{~s}}=\frac{0083 \mathrm{H}}{33 \mathrm{H}}=$

| AH (remainder) | AL (quotient) |
| :--- | :--- |
| 1 B | 02 |

Example: Assume that each instruction starts from these values:

$$
\mathrm{AL}=\mathrm{F} 3 \mathrm{H}, \mathrm{BL}=91 \mathrm{H}, \mathrm{AH}=00 \mathrm{H}
$$

1. $\mathrm{MUL} \mathrm{BL}=\mathrm{AL} * \mathrm{BL}=\mathrm{F} 3 \mathrm{H} * 91 \mathrm{H}=89 \mathrm{~A} 3 \mathrm{H} \rightarrow \mathrm{AX}=89 \mathrm{~A} 3 \mathrm{H}$
2. $\mathrm{IMUL} \mathrm{BL}=\mathrm{AL} * \mathrm{BL}=2^{\prime} \mathrm{SAL} * 2^{\prime} \mathrm{SBL}=2^{\prime} \mathrm{S}(\mathrm{F} 3 \mathrm{H}) * 2^{\prime} \mathrm{S}(91 \mathrm{H})$

$$
=0 \mathrm{DH} * 6 \mathrm{FH}=05 \mathrm{~A} 3 \mathrm{H} \rightarrow \mathrm{AX}
$$

3. IDIV BL $\quad=\frac{A X}{\mathrm{Bi}_{2}}=\frac{00 \mathrm{~F} 3 \mathrm{H}}{2^{\prime}(91 H)}=\frac{00 \mathrm{~F} 3 H}{6 \mathrm{FH}}=2$ quotient and 15 H remainder:

$$
\begin{aligned}
& \begin{array}{l}
\mathrm{AH} \\
\text { (remainder) }
\end{array} \\
& \begin{array}{l}
\mathrm{AL} \\
\text { (quotient) }
\end{array} \\
& \begin{array}{|l|l}
\hline 1 \mathrm{~B} & 02
\end{array} \rightarrow, \text { but Positive } \\
& \text { negative }
\end{aligned}=\text { negative , so } \quad \begin{aligned}
& \text { Per }
\end{aligned}
$$

| AH |
| :---: |
| (remainder) |


| AL |
| :---: | :---: | :---: |
| (quotient) | | AH |
| :---: |
| (remainder) | | AL |
| :---: |
| (quotient) |$\rightarrow \rightarrow$

4. 

$$
\text { DIV BL } \quad \frac{\mathrm{AX}}{\mathrm{BL}}=\frac{00 \mathrm{~F} 3 \mathrm{H}}{91 \mathrm{H}}=01
$$

AH AL

| (remainder) | (quotient) |
| :---: | :---: |
| 62 | 01 |

Example: Assume that each instruction starts from these values:
$\mathrm{AX}=\mathrm{F} 000 \mathrm{H}, \mathrm{BX}=9015 \mathrm{H}, \mathrm{DX}=0000 \mathrm{H}$
1.

2.

IMUL BX $=2 \prime \mathrm{~S}(\mathrm{~F} 000 \mathrm{H}) * 2^{\prime} \mathrm{S}(9015 \mathrm{H})=1000 * 6 \mathrm{FEB}=$| 06 FE | B 000 |
| :---: | :---: |

3. DIV BL $\quad \frac{\mathrm{AX}}{\mathrm{BL}}=\frac{\mathrm{F} 000 \mathrm{BH}}{13 H}=0 \mathrm{~B} 6 \mathrm{DH} \rightarrow$ more than $\mathrm{FFH} \rightarrow$ Divide Error
4. IDIV BL $\frac{\Lambda \mathrm{X}}{\mathrm{BL}}=\frac{2^{5}(5000 \mathrm{H})}{13 \mathrm{H}}=\frac{1000 \mathrm{H}}{15 \mathrm{H}}=\mathrm{C} 3 \mathrm{H} \rightarrow$ more than $7 \mathrm{FH} \rightarrow$ Divide Error

Example : Assume that each instruction starts from these values: $\mathrm{AX}=1250 \mathrm{H}, \mathrm{BL}=90 \mathrm{H}$

1. IDIV BL $\frac{\mathrm{AX}}{\mathrm{BL}}=\frac{1230 \mathrm{H}}{90 \mathrm{H}}=\frac{\text { positive }}{\text { negative }}=\frac{\text { positive }}{z^{\prime} \text { megative }}=\frac{1230}{2^{5}(90 \mathrm{H})}=\frac{1230 \mathrm{H}}{70 \mathrm{H}}$
$=29 \mathrm{H}$ quotient and 60 H remainder
But 29 H (positive) $\rightarrow 2^{\prime} \mathrm{S}(29 \mathrm{H})=$ D7H $\rightarrow$

| $c$ |
| :---: |
| AH <br> (Remainder) |
| AL <br> (quotient) |
| $\mathbf{6 0 H}$ |

2. DIV $\frac{\mathrm{AX}}{\mathrm{BL}}=\frac{1250 \mathrm{H}}{90 \mathrm{H}}=20 \mathrm{H} \rightarrow$

| AH <br> (Remainder) |
| :---: |
| AL <br> (quotient) |
| $\mathbf{5 0 H}$ |
| $\mathbf{2 0 H}$ |

To divide an 8-bit dividend by and 8-bit divisor by extending the sign bit of Al to fill all bits of AH . This can be done automatically by executing the Instruction (CBW). In a similar way 16 -bit dividend in AX can be divided by 16bit divisor. In this case the sign bit in $A X$ is extended to fill all bits of $D X$. The instruction CWD perform this operation automatically.
Note that CBW extend 8-bit in AL to 16 -bit in AX while the value in $A X$ will Be equivalent to the value in AL. Similarly, CWD convert the value in AX to 32-bit In ( $D X, A X$ ) without changing the original value.

## 3. Logical \& Shift Instructions:

- Logical instructions: The 8086 processor has instructions to perform bit by bit logic operation on the specified source and destination operands.
- Uses any addressing mode except memory-to-memory and segment registers

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :---: | :---: | :---: | :---: | :---: |
| AND | Logical AND | AND D, S | (S) . (D) $\rightarrow$ (D) | OF, SF, ZF, PF, CF, AF undefined |
| OR | Logical Inclusive -OR | OR D, S | $(\mathrm{S})+(\mathrm{D}) \rightarrow(\mathrm{D})$ | $\mathrm{OF}, \mathrm{SF}, \mathrm{ZF}, \mathrm{PF}, \mathrm{CF}$, <br> AF undefined |
| XOR | Logical Exclusive -OR | XOR D, S | $(\mathrm{S}) \oplus(\mathrm{D}) \rightarrow(\mathrm{D})$ | OF, SF, ZF, PF, CF, <br> AF undefined |
| NOT | Logical NOT | NOT D | $(\overline{\mathrm{D}}) \rightarrow$ (D) | None |

(a)

| Destination | Source |
| :--- | :--- |
| Register | Register |
| Register | Memory |
| Memory | Register |
| Register | Immediate |
| Memory | Immediate |
| Accumulator | Immediate |

(b)

(c)
(a) Logic instructions
(b) Allowed operands for the AND, OR and XOR instructions
(c) Allowed operands for NOT instruction.

## AND

- used to clear certain bits in the operand(masking)

Example Clear the high nibble of BL register
AND BL, OFH (xxxxxxxx AND $00001111=0000 x x x x$ )
Example Clear bit 5 of DH register
AND DH, DFH (xxxxxxxx AND $11011111=x x 0 x x x x x$ )

## OR

- Used to set certain bits

Example Set the lower three bits of $B L$ register OR BL, 07H (xxxxxxxx OR 00000111 = xxxx x 111 )
Example Set bit 7 of $A X$ register
OR AH, 80H (XXXXXXXX AND 10000000 = 1xxx XXXX)

## XOR

- Used to invert certain bits (toggling bits)
- Used to clear a register by XORed it with itself

Example Invert bit 2 of DL register XOR BL, 04H (xXXXXXXX OR 00000100 = xxxx x xx)
Example Clear DX register XOR DX, DX (DX will be 0000H)
Example

| XOR AX, DL | not valid | size don't match |
| :--- | :--- | :--- |
| OR AX,DX | valid |  |
| NOT CX , DX | not valid | Not instruction has one operand |
| AND WORD PTR [BX + DI + 5H] | valid |  |
| AND WORD PTR [BX + DI], DS | not valid | source must not be segment register |

## 4. Shift instruction

- The four shift instructions of the 8086 can perform two basic types of shift operations: the logical shift, the arithmetic shift
- Shift instructions are used to
- Align data
- Isolate bit of a byte of word so that it can be tested
- Perform simple multiply and divide computations
- The source can specified in two ways

Value of 1 : Shift by One bit
Value of CL register : Shift by the value of CL register
Note that the amount of shift specified in the source operand can be defined explicitly if it is one bit or should be stored in CL if more than $\mathbf{1 .}$

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :---: | :---: | :---: | :---: | :---: |
| SAL/SHL | Shift anithmetic left/shift logic left | SAL/SHL D, Count | Shift the (D) left by the number of bit positions equal to Count and fill the vacated bit positions on the right with zeros. | CF, PF, SF, ZF, OF AF undefined OF undefined if count $\neq 1$ |
| SHR | Shift logical right | SHR D, Count | Shift the (D) right by the number of bit positions equal to Count and fill the vacated bits positions on the left with zeros. | CF, PF, SF, ZF, OF AF undefined OF undefined if count $\neq 1$ |
| SAR | Shift arithmetic right | SAR D, Count | Shift the (D) right by the number of bit positions equal to Count and fill the vacated bits positions on the left with original most significant bit. | $\mathrm{OF}, \mathrm{SF}, \mathrm{ZF}, \mathrm{CF}, \mathrm{PF}$ AF, undefined |

(a)
a) Shift instructions, (b) Allowed operands

- The SHL and SAL are identical: they shift the operand to left and fill the vacated bits to the right with zeros.
- The SHR instruction shifts the operand to right and fill the vacated bits to the left with zeros.
- The SAR instruction shifts the operand to right and fill the vacated bits to the left with the value of MSB (this operation used to shift the signed numbers)

CF $\quad$ Target register or memory

SHL


CF
SAL


SHR


Example let $A X=1234 \mathrm{H}$ what is the value of $A X$ after execution of next instruction
SHL AX,I

Solution: causes the 16-bit register to be shifted 1-bit position to the left where the
vacated LSB is filled with zero and the bit shifted out of the MSB is saved in CF

Register AX before instruction SHL AX, 1


AX Before

AX After
Example:
MOV CL, 2H
SHR DX, CL
The two MSBs are filled with zeros and the LSB is thrown away while the second LSB is saved in CF.


Example: Assume $C L=2$ and $A X=091 A H$. Determine the new contents of $A X$ And CF after the instruction SAR AX, CL is executed.


## AX Before

AX After

- This operation is equivalent to division by powers of 2 as long as the bits shifted out of the LSB are zeros.


## Example: Multiply AX by 10 using shift instructions: <br> Solution:

SHL AX, 1
MOV BX, AX
MOV CL,2
SHL AX,CL
ADD AX, BX

Example: What is the result of SAR CL, 1 , if CL initially contains B6H?

## Solution: DBH

Example: What is the result of SHL AL, CL, if AL contains 75 H and CL contains 3 ?
Solution: A8H
Example: Assume DL contains signed number; divide it by 4 using shift instruction?
Solution: MOV CL, 2
SAR DL, CL

